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ABSTRACT

WIRELESS POWER TRANSFER USING CLASS-DE CONVERTER
VIA
STRONGLY COUPLED TWO PLANAR COILS

by

Ayetullah Bahadir Biten

The University of Wisconsin – Milwaukee, August 2016
Under the Supervision of Professor Adel Nasiri

Wireless power systems are getting popular with the improvement in the technology not
just because it is a fancy and cool conception but also because it is more convenient and safer in
some applications. For example, this project aims to help high power data center design to be
changed to wirelessly powered center to provide a safe and hands-on work environment even
under different load conditions. Thinking of the basic conception of magnetic induction theory,
electric power ranging from microwatts to thousand watts can be wirelessly transferred from one
coil to another without having a core material. The purpose of this project is to apply high
efficiency class-de converter methodology to obtain alternating current so that this alternating
current is transmitted from primary coil to secondary while being stepped up as required within
the project specifications. At the load side is a full bridge diode rectifier that is converting the
captured alternating current back to direct current. In the scope of this project, mathematical
calculations for the circuit elements’ values under the class-de power amplifier topology,
simulation results, and feedback control method will be discussed.
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CHAPTER I
INTRODUCTION
A wireless power system is a system that is capable of transferring electrical power from
a power source to an electrical load without having any electrical connections. This system may
transfer electrical power ranging from microwatts to megawatts with sufficient circuit
components and design. In a basic wireless power system there can be three main bodies: DCAC converter, Transmitter and Receiver Coils, AC-DC Converter. Besides these, there are
different control systems and switching methods. In addition to its power range, a wireless power
system may be divided into three for its ability to transfer power to varying distances: Short
Distance, Medium Distance, and Long Distance. Distance range has a magnificent amount of
affect on efficiency of the overall system as the transferred electrical power degrades with the
distance. In other way, the distance will assign the coupling factor between two coils, as it is
equal to 1 for an ideal transformer.
As Maxwell has proved, the magnetic induction theory allows the receiver coil to capture
the magnetic fields and induce current on it. However, the important part here is to capture as
many as magnetic field lines to keep the efficiency at highest point. Because of this reason,
having two inductively coupled planar coils with enough surface area is one of the most efficient
designs for the wireless power systems. In this project, we have two parallel planar coils with
different numbers of turns. Aim is to capture most of the magnetic waves that are produced by
the primary coil and circulating in the air freely. The design of the planar coils is beyond the
scope of this project and was studied by my friend Ethan Zimany as his master’s degree thesis
topic.
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In this project, the requirements are given so the output has to be at 10𝑉𝑑𝑐 and supplying
500W, the coils have a gap of 2mm maximum distance in between. For the easiness, the input dc
source will have enough voltage level to be able to supply the class-DE converter’s needed
voltage level.

Class-D Power Amplifier

Figure 1.1: Class-D Power Amplifier Circuit Schematics
Class-D power amplifiers are known with their high efficiency operations in power
electronics under high frequency applications. Timing the switching action of the transistors at
zero voltage is the key point of this kind of amplifiers. The transistors are controlled with 50%
fixed duty cycle so that the transistor voltage and current waveforms alternate right on time. One
of the advantages of class-D amplifiers is that having same amount of supplier voltage stress
across the transistors, enabling them to function at high voltage levels. [1]
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A class-D inverter circuit with ideal components can achieve 100% efficiency. However,
in real life, the contributors to power loss in a class-D system are the transistor losses and the
series resistance of both the inductor and capacitor.

Class-E Power Amplifier

Figure 1.2: Class-E Power Amplifier Circuit Schematics

Class-E type power amplifiers are consisted of single switch in contrast to class-D types,
making it easier to build and use. The complexity of out-of-phase two PWM gate signals is
eliminated. In class-E power amplifiers, amount of power delivered to the output is higher than
class-D type of converters with the same supply voltage level. On the other hand, in this type of
converters, transistor has a 3.562 times of input voltage level on it. In other words, high stress on
the transistor will refrain users utilizing this topology where the application requires high voltage
at the input. [2]
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CHAPTER II
WIRELESS POWER TRANSFER SYSTEM
This project’s outline consists of two main parts: High Efficiency Class-DE Power
Amplifier and Resonant Inductive Planar Coils. The focus of this paper will be on the converter
design and power electronics where Ethan Zimany studied the detailed design steps of
transmitter and receiver coils. Project requires the system to have 500W power at full load and a
constant 10Vdc voltage at the output. The switching frequency of the transistors is 30kHz. Under
these operating conditions, a highly efficient high current wireless power system is simulated and
built as a prototype. The following subsections will define each main system, provide
formulation for the circuit design, explain and prove the overall system’s practicality. Below
figure 2.1 depicts the general concept of the overall system.

Figure 2.1: Proposed Wireless Power Transfer System Diagram
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Class-DE Converter Design
Class-DE power amplifiers are not recently explored; however, their usage became more
common in power electronics with the increasing interest in wireless systems. A class-DE power
amplifier can be modeled by two series transistors in parallel with a dc voltage source, two shunt
capacitors across the each of these transistors, a series inductor-capacitor pair that is connected
from the mid-point of the two transistors, and in series to that a load is connected as shown in
figure 2.2.a.
We can simply say that class-DE topology is brought together by picking the advantages
of both class-D and class-E amplifiers leaving out their lacks or disadvantages. As in class-D,
class-DE has 2 transistors with less stress across them, as well as higher power pushing
capability as in class-E. Eventually, after a careful design, the expected waveforms should occur
as displayed in figure 2.3.
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Figure 2.2: a) Class-DE Power Amplifier Circuit Schematics b) Class-DE Power Amplifier with
Inductive Coils and Load c) Class-DE Power Amplifier with Inductive Coils, Rectifier, and Load
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Figure 2.3: Waveforms of a Class-DE Power Amplifier
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Based on paper [3], the class-DE power amplifiers are operated at fixed duty cycle of
25%. The operating mode requires ON mode of one switch at a time for 25% of the PWM signal.
Between ON times of two transistors, there are two 25% of dead times, where both transistors
are OFF. The driving pattern is shown in table 2.1 where 𝜃 is the angular time.

𝟎<𝜽<

𝝅
𝟐

𝝅
<𝜽< 𝝅
𝟐

𝝅<𝜽<

𝟑𝝅
𝟐

𝟑𝝅
< 𝜽 < 𝟐𝝅
𝟐

𝑺𝟏

ON

OFF

OFF

OFF

𝑺𝟐

OFF

OFF

ON

OFF

Table 2.1: Driving Pattern of the Transistors
The loaded quality factor of the class-DE converter, 𝑄, should be high enough to obtain
sinusoidal waveforms. For this project, 𝑄 is selected to be 10. The circuit analysis is made as
below to provide simple formula for each element with some assumptions [3].
Primary equations for the circuit analysis are listed assuming ideal switch conditions:
𝑖𝑠2 (𝜃) + 𝑖𝑐𝑠2 (𝜃) = 𝑖𝑠1 (𝜃) + 𝑖𝑐𝑠1 (𝜃) + 𝑖𝑜 (𝜃)

(1)

𝑣𝑠1 (𝜃) = 𝑉𝑖𝑛 − 𝑣𝑠2 (𝜃)

(2)

𝑖𝑜𝑢𝑡 (𝜃) = 𝐼𝑜𝑢𝑡 sin(𝜃 + 𝜑)

(3)

𝑑𝑉 (𝜃)

𝑠1
𝑖𝑐𝑠1 (𝜃) = 𝜔𝐶𝑠1 𝑑(𝜃)

(4)

𝑑𝑉 (𝜃)

𝑠2
𝑖𝑐𝑠2 (𝜃) = 𝜔𝐶𝑠2 𝑑(𝜃)

𝜔=

(5)

1

(6)

√𝐿𝑓 𝐶𝑓

𝜔𝐿

𝑄 = 𝑅𝑟

(7)

𝐿𝑟 = 𝐿 + 𝐿𝑓

(8)
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𝜋

𝑣𝑠1 (𝜃) = 0 𝑤ℎ𝑒𝑟𝑒 (0 ≤ 𝜃 ≤ )

(9)

2

𝜋

𝑖𝑠1 (𝜃) = 0 𝑤ℎ𝑒𝑟𝑒 ( 2 ≤ 𝜃 ≤ 2𝜋)
𝑣𝑠2 (𝜃) = 0 𝑤ℎ𝑒𝑟𝑒 (𝜋 ≤ 𝜃 ≤

3𝜋
2

(10)

)

𝑖𝑠2 (𝜃) = 0 𝑤ℎ𝑒𝑟𝑒 (0 ≤ 𝜃 ≤ 𝜋 𝑎𝑛𝑑

(11)
3𝜋
2

≤ 𝜃 ≤ 2𝜋)

(12)

ZVS and ZVDS conditions are provided with below equations:
𝑣𝑠1 (2𝜋) = 0 𝑎𝑛𝑑
𝑣𝑠2 (𝜋) = 0 𝑎𝑛𝑑

𝑑𝑣𝑠1 (𝜃)
|
𝑑(𝜃) 𝜃=2𝜋

𝑑𝑣𝑠1 (𝜃)
|
𝑑(𝜃) 𝜃=𝜋

=0

=0

(13)
(14)

To analyze the circuit easily, we will divide the circuit into 4 intervals:
Interval 1

𝝅

(𝟎 ≤ 𝜽 ≤ 𝟐 ):

In this case only the bottom switch 𝑆1 is closed and conducting. The equivalent circuit is
given as in figure 2.4.

Figure 2.4: Class-DE Operation Mode During Interval 1
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Since the 𝑆1 will be conducting, there will be no voltage stress across it, therefore
resulting in zero current flowing in ideal conditions. Integrating equation (9) into (4) will prove
the statement.
𝑖𝑐𝑠1 (𝜃) = 0

(15)

Integrating (9) into (2) will give us the voltage across the 𝑆2 and shunt capacitor across it
𝐶𝑆2 . Having constant voltage across a capacitor will result in zero current in ideal conditions as
we can see from equations (16) and (5).
𝑣𝑠2 (𝜃) = 𝑉𝑖𝑛

(16)

𝑖𝑐𝑠2 (𝜃) = 0

(17)

(3), (12), (15), and (17) will be placed in equation (1) and hence we get the current
flowing through the circuit during interval 1.
𝑖𝑠1 (𝜃) = 𝐼𝑜𝑢𝑡 sin(𝜃 + 𝜑)
Interval 2

(18)

𝝅

(𝟐 ≤ 𝜽 ≤ 𝝅):

In this range, both of the transistors are open and do not conduct. Figure 2.5 below is the
equivalent circuit of this interval showing the current flow directions and switch states. This
time, instead of transistor currents, we will have shunt capacitor currents in our Kirchhoff current
equation (1).
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Figure 2.5: Class-DE Operation Mode During Interval 2
Substituting (3), (4), (10), and (12) into (1) we obtain
𝑑𝑉 (𝜃)

𝑠1
−𝜔𝑐𝑠1 𝑑(𝜃)

𝑑𝑉 (𝜃)

𝑠2
+ 𝜔𝑐𝑠2 𝑑(𝜃)
= 𝐼𝑜𝑢𝑡 sin(𝜃 + 𝜑)

(19)

Substituting (2) for 𝑉𝑠1 (𝜃) into (19)
𝑑𝑉𝑠2 (𝜃)
𝑑(𝜃)

=

𝐼𝑜𝑢𝑡
𝑤(𝑐𝑠1 +𝑐𝑠2 )

sin(𝜃 + 𝜑)

(20)

Integrating equation (20)
𝜃

𝐼

𝜋

𝑣𝑠2 (𝜃)= ∫𝜋 𝑤(𝑐 𝑜𝑢𝑡
sin(𝑢 + 𝜑)𝑑𝑢 + 𝑣𝑠2 ( 2 )
𝑠1 +𝑐𝑠2 )
2

(21)

Hence it is found from equation (2) and (9)
𝜋

𝑣𝑠2 ( 2 ) = 𝑉𝑖𝑛

(22)

To solve for 𝜑, using equation (22) in integration of (21) results in
𝐼

𝜋

𝑣𝑠2 (𝜃)= 𝑉𝑖𝑛 − 𝑤(𝑐 𝑜𝑢𝑡
{cos(𝜃 + 𝜑) − cos ( 2 + 𝜑)}
𝑠1 +𝑐𝑠2 )

(23)

Substituting (14) into (23) and solving for 𝜑, we find
𝜋

sin (𝜑 − 4 ) =

𝑤(𝐶𝑠1 +𝐶𝑠2 )𝑉𝑖𝑛
√2𝐼𝑜𝑢𝑡

(24)
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Also, substituting (14) into (20) and solving for 𝜑, we get
sin(𝜑 + 𝜋) = 0,

𝑠𝑜 𝜑 = 0 𝑜𝑟

𝜑=𝜋

(25)

For 𝜑 = 0 𝑎𝑛𝑑 𝜋 consequently, (24) becomes

−
1
√2

1
√2

=

=

𝑤(𝐶𝑠1 +𝐶𝑠2 )𝑉𝑖𝑛

(26)

√2𝐼𝑜𝑢𝑡

𝑤(𝐶𝑠1 +𝐶𝑠2 )𝑉𝑖𝑛

(27)

√2𝐼𝑜𝑢𝑡

For the convenience, we consider 𝜑 = 𝜋 so that the flow direction of the output current
𝐼𝑜 stays positive. So the following equations are determined for the output current equation.
𝐼𝑜𝑢𝑡 = 𝑤(𝐶𝑠1 + 𝐶𝑠2 )𝑉𝑖𝑛

(28)

𝜑=𝜋

(29)

Placing (28) and (29) into (23), we get equation (30). Using equation (30) and (2), we
obtain equation (31) for 𝑣𝑠1 (𝜃).
𝑣𝑠2 (𝜃) = 𝑉𝑖𝑛 (1 + cos 𝜃)

(30)

𝑣𝑠1 (𝜃) = −𝑉𝑖𝑛 cos 𝜃

(31)

To find the currents flowing through the shunt capacitors we substitute (31) into (4) and
(30) into (5) respectively.
𝑖𝐶𝑠1 = 𝑤𝐶𝑠1 𝑉𝑖𝑛 sin 𝜃

(32)

𝑖𝐶𝑠2 = −𝑤𝐶𝑠2 𝑉𝑖𝑛 sin 𝜃

(33)

Finally, the output current during this interval can be found from equation (3) and (29).
𝑖𝑜𝑢𝑡 (𝜃) = − 𝐼𝑜𝑢𝑡 sin 𝜃

(34)
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Interval 3

(𝝅 ≤ 𝜽 ≤

𝟑𝝅
𝟐

):

This interval is the symmetry of the interval 1, in other words, the bottom switch 𝑆1 is
open and the top switch 𝑆2 is closed. So knowing that, we can analyze the circuit as in interval 1.
Equivalent circuit of this interval is as below.

Figure 2.6: Class-DE Operation Mode During Interval 3
To start with, we know that there is no current flowing through the shunt capacitor 𝐶𝑆2 .
The voltage across the switch 𝑆1 and shunt capacitor 𝐶𝑆1 are equal to input voltage. Therefore,
resulting from equations (4) and (36) there will be no current flowing through the shunt capacitor
𝐶𝑆1 .
𝑖𝐶𝑠2 (𝜃) = 0

(35)

𝑣𝑆1 (𝜃) = 𝑉𝑖𝑛

(36)

𝑖𝐶𝑠1 (𝜃) = 0

(37)

Using equations (10), (35), and (37) in equation (1) and having the equation (34) as a
source we get
𝑖𝑆2 (𝜃) = 𝑖𝑜𝑢𝑡 (𝜃) = −𝐼𝑜𝑢𝑡 sin 𝜃
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(38)

Interval 4

𝟑𝝅

(

𝟐

≤ 𝜽 ≤ 𝟐𝝅):

As in interval 2, during this interval, both of the switches are open. The equivalent circuit
is same as figure 2.5 but shunt capacitor currents flow in the opposite directions with respect to
interval 2.
If we substitute (10), (11), and (34) into the equation (1)
𝑖𝐶𝑠2 (𝜃) − 𝑖𝐶𝑠1 (𝜃) = −𝐼𝑜𝑢𝑡 sin 𝜃

(39)

Placing (2), (4), and (5) into (39)
𝑑𝑣𝑆2 (𝜃)
𝑑𝜃

= −

𝐼𝑜𝑢𝑡
𝑤(𝐶𝑆1 +𝐶𝑆2 )

sin 𝜃

(40)

Integrating (40)
𝐼

𝜃

3𝜋

𝑣𝑆2 (𝜃) = ∫3𝜋 − 𝑤(𝐶 𝑜𝑢𝑡
sin 𝑢 𝑑𝑢 + 𝑣𝑆2 ( 2 )
𝑆1 +𝐶𝑆2 )
2

(41)

Substituting (11) into (41)
𝐼

𝑣𝑆2 (𝜃) = 𝑤(𝐶 𝑜𝑢𝑡
cos 𝜃
𝑆1 +𝐶𝑆2 )

(42)

Substituting (28) into (42), we get voltage across the 𝑆2 (43) and if we take its derivative,
we obtain (44).
𝑣𝑆2 (𝜃) = 𝑉𝑖𝑛 cos 𝜃
𝑑𝑣𝑆2 (𝜃)
𝑑𝜃

(43)

= − 𝑉𝑖𝑛 sin 𝜃

(44)

From (2) and (43), we get voltage across the 𝑆1 (45) and its derivative (46)
𝑣𝑆1 (𝜃) = 𝑉𝑖𝑛 (1 − cos 𝜃)
𝑑𝑣𝑆1 (𝜃)
𝑑𝜃

(45)

= 𝑉𝑖𝑛 sin 𝜃

(46)

Using the derivative equation (46) and (44) in (4) and (5) respectively, we come up with
current equations that are flowing through shunt capacitors 𝐶𝑆1 and 𝐶𝑆2 .
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𝑖𝐶𝑠1 (𝜃) = 𝑤𝐶𝑆1 𝑉𝑖𝑛 sin 𝜃

(47)

𝑖𝐶𝑠2 (𝜃) = 𝑤 − 𝐶𝑆2 𝑉𝑖𝑛 sin 𝜃

(48)

As a result, we can gather up 7 general equations for the all interval periods using the
above findings.

𝑣𝑆1 (𝜃) =

𝜋

0

(0 < 𝜃 ≤ 2 )

−𝑉𝑖𝑛 cos 𝜃

( 2 < 𝜃 ≤ 𝜋)

𝑉𝑖𝑛

(𝜋 < 𝜃 ≤

𝜋

𝑖𝑆1 (𝜃) =

( 2 < 𝜃 ≤ 2𝜋)
𝜋

𝑉𝑖𝑛

(0 < 𝜃 ≤ 2 )

𝑉𝑖𝑛 (1 + cos 𝜃)

( 2 < 𝜃 ≤ 𝜋)

0

(𝜋 < 𝜃 ≤

𝜋

2

(50)

)

3𝜋

( 2 < 𝜃 ≤ 2𝜋)

𝐼𝑜𝑢𝑡 sin 𝜃

(0 < 𝜃 ≤ 2 )

0

( 2 < 𝜃 ≤ 𝜋)

0

(𝜋 < 𝜃 ≤

𝜋

𝜋

(51)

3𝜋

)
2

3𝜋

( 2 < 𝜃 ≤ 2𝜋)
𝜋

0

(0 < 𝜃 ≤ 2 )

0

( 2 < 𝜃 ≤ 𝜋)

−𝐼𝑜𝑢𝑡 sin 𝜃

(𝜋 < 𝜃 ≤

𝜋

(52)

3𝜋

)
2

3𝜋

{0

( 2 < 𝜃 ≤ 2𝜋)
𝜋

0
𝑖𝐶𝑠1 (𝜃) =

3𝜋

{ 𝑉𝑖𝑛 cos 𝜃

{0

𝑖𝑆2 (𝜃) =

)
2

3𝜋

{ 𝑉𝑖𝑛 (1 − cos 𝜃)

𝑣𝑆2 (𝜃) =

(49)

3𝜋

(0 < 𝜃 ≤ 2 )
𝜋

𝑤𝐶𝑆1 𝑉𝑖𝑛 sin 𝜃

( 2 < 𝜃 ≤ 𝜋)

0

(𝜋 < 𝜃 ≤
3𝜋

{ 𝑤𝐶𝑆1 𝑉𝑖𝑛 sin 𝜃

3𝜋
2

)

( 2 < 𝜃 ≤ 2𝜋)
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(53)

𝜋

0

(0 < 𝜃 ≤ )
𝜋

−𝑤𝐶𝑆2 𝑉𝑖𝑛 sin 𝜃

𝑖𝐶𝑠2 (𝜃) =

2

( 2 < 𝜃 ≤ 𝜋)

0

(𝜋 < 𝜃 ≤

3𝜋

)
2

(54)

3𝜋

{−𝑤𝐶𝑆2 𝑉𝑖𝑛 sin 𝜃

( 2 < 𝜃 ≤ 2𝜋)

𝑖𝑜𝑢𝑡 (𝜃) = − 𝐼𝑜𝑢𝑡 sin 𝜃

(55)

The average input current can be calculated using the integral of the summation two
branches’ current. Additionally, we think of identical shunt capacitors.
1

2𝜋

𝐼𝐷 = 2𝜋 ∫0 {𝑖𝑆2 (𝜃) + 𝑖𝐶𝑠2 (𝜃)}𝑑𝜃 =

𝑤(𝐶𝑆1 +𝐶𝑆2 )
𝑉𝑖𝑛
2𝜋

𝐶𝑆1 = 𝐶𝑆2 ≡ 𝐶

(56)
(57)

Using equation (57) we understand that currents flowing through the shunt capacitors will
be same and half of the output current that is

𝐼𝑜𝑢𝑡⁄
2. The current and waveforms of the proposed

amplifier elements can be found in figure 2.3.
We can calculate the magnitudes of the voltages with the help of Fourier analysis. To
start with the output voltage
𝑣𝑜𝑢𝑡 (𝜃) = 𝑉𝑜𝑢𝑡 (− sin 𝜃)

(58)

𝑉𝑜𝑢𝑡 = 𝑅𝐼𝑜𝑢𝑡

(59)

The voltage across the series inductor 𝐿 is
𝑣𝐿 (𝜃) = 𝑉𝐿 (− cos 𝜃)

(60)

𝑉𝐿 = 𝑤𝐿𝐼𝑜𝑢𝑡

(61)

The fundamental frequency component of the switch voltage is
𝑣𝑆1 (𝜃) = 𝑣𝑜𝑢𝑡 (𝜃) + 𝑣𝐿 (𝜃)

(62)

Using (59) and (61)
𝑉𝐿
𝑉𝑜𝑢𝑡

=

𝑤𝐿

(63)

𝑅
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Finally applying the Fourier analysis to the output and series inductance voltage
equations
1

2𝜋

𝑉𝑜𝑢𝑡 = 𝜋 ∫0 𝑣𝑆1 (𝜃)(− sin 𝜃)𝑑𝜃 =
1

2𝜋

𝑉𝐿 = 𝜋 ∫0 𝑣𝑆1 (𝜃)(− cos 𝜃)𝑑𝜃 =

𝑉𝑖𝑛
𝜋

𝑉𝑖𝑛
2

(64)
(65)

To be able to calculate the efficiency of an ideal system like this, first we need to come
up with input and output powers. Using average input current equation (56) and knowing the
input dc voltage
𝑤(𝐶𝑆1 +𝐶𝑆2 ) 2
𝑉𝑖𝑛
2𝜋

𝑃𝑖𝑛 = 𝑉𝑖𝑛 𝐼𝐷 =

(66)

Also, output current and voltage equations, (28) and (64) respectively, will result in
output power
𝑃𝑜𝑢𝑡 =

𝐼𝑜𝑢𝑡 𝑉𝑜𝑢𝑡
2

=

𝑤(𝐶𝑆1 +𝐶𝑆2 ) 2
𝑉𝑖𝑛
2𝜋

(67)

Thus leaving out a 100% efficiency of conversion that is shown as
𝑃

𝜂 = 𝑃𝑜𝑢𝑡 = 1
𝑖𝑛

(68)

So far, all the above equations have proved that the high efficiency class-DE type power
amplifier is an ideal candidate for an application where the coil-coupling factor is so high that
most of the efficiency drop would be caused by the converter. Class-E switching conditions are
also applied as seen in waveforms in figure 2.3.
Now, we need to find the component values to build a circuit for simulation as a
stepping-stone. From equations (64) and (67), either output or input power can be expressed as
follows.

𝑃=

2
𝑉𝑜𝑢𝑡

2𝑅

=

2
𝑉𝑖𝑛

(69)

2𝑅𝜋2
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The load resistance R and the shunt capacitors Cs can be found as below if we have the
input voltage 𝑉𝑖𝑛 and the power P.
𝑉2

1

𝑅 = 2𝜋𝑖𝑛
2 𝑃 = 2𝜋𝑤𝐶

(70)
1

𝜋𝑃

𝐶 = 𝐶𝑆1 = 𝐶𝑆2 = 2𝜋𝑤𝑅 = 2
𝑤𝑉𝑖𝑛

(71)

Placing both (63) and (64) into (62) to solve for the inductance L
𝜋𝑅

𝐿 = 2𝑤

(72)

Using (7), (8), and (72)
𝑅

𝐿𝑓 = 𝑄 𝑤

(73)
𝜋 𝑅

𝐿𝑟 = 𝐿𝑓 − 𝐿 = (𝑄 − 2 ) 𝑤

(74)

To solve for series capacitor 𝐶𝑓 , placing (74) for 𝐿𝑟 in (6)
1

1

𝐶𝑓 = 𝑤2𝐿 =
𝜋
𝑤𝑅(𝑄−2)
𝑓

(75)

Assuming the receiver side resonant frequency to be same as switching frequency 𝑓𝑠 , the
value of the receiver coil compensation capacitor 𝐶𝐶2 that is connected across the secondary coil
can be found as
1

𝐶𝐶2 = 𝑤2 𝐿
𝑠𝑒𝑐

(76)

Besides the secondary side compensation capacitor, the primary side needs a
compensator for the inductance of both the primary coil and the mutual inductance that is created
by the secondary coil on the primary. The simplified equation for primary side compensation
capacitor 𝐶𝐶1 that is connected across the primary coil is given in paper [4] as below.
𝐶𝐶1 =

1

(77)

𝑀2
)
𝑠𝑒𝑐

𝑤2 (𝐿𝑝𝑟𝑖𝑚 −𝐿
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Eventually, we have the equations (70), (71), (72), (75), (76), and (77) to build a classDE dc-ac high efficiency converter. In the next chapter, the circuit component values will be
determined by using these formulas and a Simulink file will be created.

Inductive Coupling of Two Planar Coils
This part of the project is studied by Ethan Zimany as his master’s degree thesis project.
To give some perspective and knowledge about the planar coils’ design, a brief design method
and resultant product will be discussed in this section.
The very first requirement of designing two planar coils was to achieve 16 turns ratio to
obtain 10 Vdc at the output. The second obligation was to keep the coupling factor as high as 0.9
with the possible highest efficiency. The third one was to have significantly small resistive losses
on the coils while operating under 30kHz.
Having 2mm gap was the smallest air gap we could have between the transmitter and
receiver parts, so Ethan decided to keep the gap at 2mm to help increase the k. Having small gap
didn’t provide the needed minimum of k = 0.9 so he added 6 ferrite I-cores to increase the flux
coupling, in other words, transferred magnetic fields to the secondary part. Also, having the
ferrite cores reduced the dissipated heat loss on the coils by spreading the heat to the I-cores.
Figure 2.7 is a screenshot of his coil designs in Ansys/Maxwell software.

Figure 2.7: Screenshot of the Two Planar Coils’ Design in Maxwell
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CHAPTER III
MATLAB/SIMULINK SIMULATION

Simulation Settings
The Matlab/Simulink file is gathered together as in shown in figure 3.2. The
component values of the 710𝑉𝑎𝑐 to 10𝑉𝑎𝑐 converter circuit that operates under constant and full
load (500𝑊) condition, in which the coil’s non-physical step down turns ratio is 16/1 and
coupling factor 𝑘 to be 0.9, can be found in table 3.1 using the equations (70), (71), (72), (75),
(76), and (77) in chapter I. The Powergui block in Simulink file is set to discrete analysis and the
𝑇𝑠 = 5𝑒 − 8 𝑠. Here, to have an accurate system, it is important to have a sample time less than
the switching frequency that is 1⁄30𝑒 3 = 3.33𝑒 − 5𝑠.
PWM signal block is created using a triangle block, two constant blocks to set the
threshold levels, and two comparators. By adjusting the top and bottom constant blocks’ values
to +0.5 and -0.5 respectively, and having a triangle wave between ±1, we obtain two separate
switch control waveforms with 25% ON and 75% OFF duty cycle. The Simulink schematic and
the waveforms can be seen as in figure 3.1 and figure 3.2.

Figure 3.1: Inside PWM Block
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Figure 3.2: Matlab/Simulink Circuit of the Proposed Wireless Power System
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Figure 3.3: Two Transistor Driving PWM-Block Outputs Created Using Two Constant and a Triangle Wave

Value
710Vdc
NA
15e-9 F
2.88e-3 H
11.3e-9 F
7.6e-8 F
2.1e-3 H
6.8e-6 H
0.2 Ω

Vin
S1 & S2
Cs1 & Cs2
Lf
Cf
Cc1
LcoilPrim
LcoilSec
Rload

Series Resistance
NA
NA
NA
1.2 Ω
1e-4 Ω
1e-3 Ω
1.4 Ω
6.9e-3 Ω
NA

Ron
NA
0.12 ohms
NA
NA
NA
NA
NA
NA
NA

Rdiode
NA
0.01ohms
NA
NA
NA
NA
NA
NA
NA

Table 3.1: Calculated Values of the Circuit Components

Simulation Results
Running the simulation, we obtain the ideal current and voltage waveforms of the
switches, the coils, and the output that are expected to occur as depicted in chapter I figure 2.3.
To start with the analysis of the top switch 𝑆1, we see that during the yellow PWM signal that
decides the ON/OFF situation of 𝑆1, the voltage across 𝑆1 and its shunt capacitor 𝐶𝑆1 has the
input voltage magnitude as their voltage level as in figures 3.4 and 3.5 The amount of current
that flows from either switch is equal to the amount of current flowing to the output as that is the
only path that the current circulates on the primary side. However, if we look at the shunt
capacitors’ current value, it also can be understood from the Kirchhoff’s Current Law, the
summation of the currents 𝑖𝐶𝑠1 (𝜃) and 𝑖𝐶𝑠2 (𝜃) that are flowing from the shunt capacitors 𝐶𝑆1 and
𝐶𝑆2 to the middle point will be equal to the output current 𝑖𝑜𝑢𝑡 (𝜃).
The class-E ZVS and ZVDS conditions are fully satisfied. It can be seen as the switch
voltages hit 0𝑉 right before the next ON cycle of the other switch, as well as when the switches
are ON, the voltage levels stay constant resulting in zero derivatives. Having class-E switching
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conditions improve the system’s efficiency by refraining the switches from having shunt
capacitor currents flowed through and resulted in power loss as heat dissipation. When we
observe the two figures 3.4 and 3.5 we see that main difference appears in the current
waveforms. While the switch current occurs during one interval, the shunt capacitor current
occurs during two intervals as we showed in equations (51) through (54).
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Figure 3.4: Current, Voltage, PWM vs. Time (top to bottom) Waveforms of the Top Switch 𝑆2 for Full Load Design

26
Figure 3.5: Current, Voltage, PWM vs. Time (top to bottom) Waveforms of the Top Shunt Capacitor 𝐶𝑆2 for Full Load Design

In figure 3.6, current and voltage waveforms of the primary and secondary coils can be
found. The primary coil and secondary coil have peak currents of +4.49𝐴 and −72𝐴
respectively. The reason of polarity is because of the induced current’s flow direction. The ratio
between these two values is proportional with the turns ratio of the coil 𝑁 = 16. On the other
hand, the primary coil voltage has a peak of 389𝑉 where the secondary coil voltage has a peak of
14.25𝑉. The system doesn’t sustain the turns ratio proportion in here. The reason is that the coils
don’t have a perfect coupling of 1 but it is 0.9. As the coils don’t have an iron core, in this case it
is air insulation, the missing 0.1 coupling results in loss of voltage. In other words, when my
classmate Ethan Zimany has designed the coils to have a turns ratio of 16, he designed so that the
currents are proportional with the turns ratio of 16 with a 2mm gap in between the coils.
The output power, voltage, and current waveforms can be seen in figure 3.7. In this
figure, the output power is calculated simply by multiplying the current and voltage signals.
Therefore, it is important to note that the signal magnitude will be the double of the actual power
level. In other words, if we look at the figure 3.7, the peak of the power is about 1000𝑊which
will represent 500𝑊 in actual scenario.
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Figure 3.6: Primary Coil Voltage, Secondary Coil Voltage, Primary Coil Current, Secondary Coil Current (top to bottom) vs. Time
Wave Forms for Full Load Design
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Figure 3.7: Voltage, Current, and Power (top to bottom) vs. Time Waveforms of the Load for Full Load Design

Efficiency Calculations
Efficiency of the system would be 100% if everything were ideal. However, to measure
the practicality of a system we need to take a look at the efficiency calculations. To be able to
consider system non-ideal, the circuit components will require series resistances added to them.
For this purpose, close to real life values of the components were looked up online to get their
potential series resistance values. For the switches, Mosfet PG-TO247 was taken reference.
For the effective efficiency calculation of the overall system, scholars have published
papers and there are couples of different methods. In the following part, two methods will be
described and formulized. In this study, method 1 will be taken into consideration for the
efficiency computations.
Method 1: Loss Calculation via Resistive Losses
In this method, we assume that the only power loss will be occurring because of the heat
on resistances of the circuit components and nothing else would contemplate it [3]. The power
that will be lost on the switch resistances is based on the integration of power dissipation for the
duration of an interval in which the switch is in conduction mode.
𝑅𝑆1

𝑃𝑆1 = 𝑃𝑆2 =

2𝜋

𝜋⁄
2 𝐼 2 𝑠𝑖𝑛2 𝜃 𝑑𝜃
𝑜𝑢𝑡

∫0

=

𝑅𝑆1 2
𝐼
8 𝑜𝑢𝑡

(78)

The power loss on shunt capacitors will be ideal and that is calculated in two conducting
intervals as
𝑃𝐶𝑆1 = 𝑃𝐶𝑆2 =
=

𝑅𝐶𝑆1
2𝜋

𝑅𝐶𝑆1
2𝜋

2𝜋

2 (𝜃)
𝑑𝜃 =
∫0 𝑖𝐶𝑆1

2

𝜋 𝐼

2

2𝜋 𝐼

{∫𝜋⁄ 𝑜𝑢𝑡
𝑠𝑖𝑛2 (𝜃)𝑑𝜃 + ∫3𝜋⁄ 𝑜𝑢𝑡
𝑠𝑖𝑛2 (𝜃)𝑑𝜃} =
2 4
2 4

𝑅𝐶𝑆1 2
𝐼
16 𝑜𝑢𝑡

(79)

The rest of the circuit components’ power losses are simply calculated as follows
𝑃𝐿𝑓 =

𝑅𝐿𝑓
2𝜋

2𝜋

2
𝑠𝑖𝑛2 𝜃 𝑑𝜃 =
∫0 𝐼𝑜𝑢𝑡

𝑅𝐿𝑓
2

2
𝐼𝑜𝑢𝑡
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(80)

𝑃𝐶𝑓 =

𝑅𝐶 𝑓
2𝜋

𝑃𝐶𝐶1 =

𝑅𝐶𝐶1
2𝜋

𝑃𝐿𝑝𝑟𝑖𝑚 =
𝑃𝐿𝑠𝑒𝑐 =

2𝜋

2
𝑠𝑖𝑛2 𝜃 𝑑𝜃 =
∫0 𝐼𝑜𝑢𝑡
2𝜋

2

2
𝑠𝑖𝑛2 𝜃 𝑑𝜃 =
∫0 𝐼𝑜𝑢𝑡

𝑅𝐿𝑝𝑟𝑖𝑚
2𝜋

𝑅𝐿𝑠𝑒𝑐
2𝜋

𝑅𝐶 𝑓

2
𝐼𝑜𝑢𝑡

(81)

𝑅𝐶𝐶1 2
𝐼𝑜𝑢𝑡
2

2𝜋

2
𝑠𝑖𝑛2 𝜃 𝑑𝜃 =
∫0 𝐼𝑜𝑢𝑡

𝑅𝐿𝑝𝑟𝑖𝑚
2

(82)

2
𝐼𝑜𝑢𝑡

(83)

2𝜋

2
∫0 (16𝐼𝑜𝑢𝑡 )2 𝑠𝑖𝑛2 𝜃 𝑑𝜃 = 128𝑅𝐿𝑠𝑒𝑐 𝐼𝑜𝑢𝑡

(84)

Therefore the total dissipated power can be found as the summation of all
2
𝑃𝑑𝑖𝑠𝑠 = 𝐼𝑜𝑢𝑡
(

𝑅𝑆1
8

+

𝑅𝑆2
8

+

𝑅𝐶𝑆1
16

+

𝑅𝐶𝑆2
8

+

𝑅𝐿𝑓
2

+

𝑅𝐶 𝑓
2

+

𝑅𝐶𝐶1
2

+

𝑅𝐿𝑝𝑟𝑖𝑚
2

+ 128𝑅𝐿𝑠𝑒𝑐 ) (85)

Using equation (57) in (28), and (71) the dissipated power can be calculated. Afterwards,
the efficiency would be
𝑃

𝑜𝑢𝑡
𝜂 = 𝑃 +𝑃
𝑜𝑢𝑡
𝑑𝑖𝑠𝑠

(86)

In order to calculate the efficiency by using this method, a Matlab script is written as
%open up the .mdl file first
%change the load manually in the .mdl file itself
%resistance values can be changed below based on real series resistance values
Rs1=0.12;Rcs=1e-5;Rlf=1.2;Rcf=1e-4;Rcc=1e-3;Rprim=1.4;Rsec=6.9e-3;
%calculate the system efficiency by
%setting up the freq below in "set_param" command
%changing freq will regulate the output voltage
set_param('FCwoRec30/PWM/Triangle','Freq','30e3')
sim('FCwoRec30')
Pdiss = ([max(Irms)*sqrt(2)]^2)*[(Rs1/4)+(Rcs/8)+(Rlf/2)+(Rcf/2)+(Rcc/2)+(Rprim/2)+
(Rsec*128)];
Pout=max(Vout)*max(Iout);
n=100*Pout/(Pout+Pdiss)

Table 3.2: Efficiency Calculations for Matlab
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Method 2: Input Power vs. Output Power
This method is based on the average input power and the measured output power [5]. To
calculate the average input power 𝑃𝑖𝑛𝑝𝑢𝑡 , average input current is needed at first place. The
average input current would be equal to the average summation of two upper branches’ currents
that are flowing through the switch 𝑆2 and the capacitor 𝐶𝑆2 that is parallel to the switch.
𝐼𝑖𝑛,𝑎𝑣𝑒 =

1

2𝜋

∫ {𝑖𝑆2 (𝜃) + 𝑖𝐶𝑆2 (𝜃)}𝑑𝜃 =
2𝜋 0
1

2𝜋 𝑣

(𝜃)

= 2𝜋 ∫0 { 𝑆2
+ 𝑤𝐶𝑆1
𝑅𝑆2

𝑑𝑣𝑆2 (𝜃)
} 𝑑𝜃
𝑑𝜃

(87)

In order to observe the integration above easily, we can divide the integral to be the first
part and the second part as (87a) and (87b).
1

3𝜋⁄ 𝑣 (𝜃)
2 { 𝑆2
} 𝑑𝜃
𝑅𝑆2

1

2𝜋

∫
2𝜋 𝜋

∫ {𝑤𝐶𝑆1
2𝜋 0

𝑑𝑣𝑆2 (𝜃)
𝑑𝜃

(87a)
} 𝑑𝜃

(87b)

Figure 3.8 can be analyzed for each interval. Voltage plot of 𝑆2 and the derivative of it
can be drawn using equation (50). For the easiness of the calculation, we believe that trapezoidal
rule of the integration would be a good fit. As the switch resistance will be non-zero during
interval 3 and infinite in the rest of a period, equation (87a) will be calculated only for interval 3.
Likewise, interval 3 of the derivative plot can be explained by equations (88) and (89).
Eventually, with the average input current we will have, the efficiency of the system can be
calculated as in equation (90).

32

Figure 3.8: PWM Signal, Voltage, Voltage Derivative (top to bottom) vs. Theta of Top Switch

𝑡

𝑣𝑐𝑎𝑝 (𝑡) = 𝑉 − 𝑉𝑒 −𝑅𝐶
𝑑𝑣𝑐𝑎𝑝 (𝑡)
𝑑𝑡
𝑃

=

𝑉
𝑅𝐶

(88)

𝑡

𝑒 −𝑅𝐶

(89)

𝑉2

𝜂 = 𝑃𝑜𝑢𝑡 = 𝑅 𝑉𝑜𝑢𝑡𝐼
𝑖𝑛
𝑙𝑜𝑎𝑑 𝑖𝑛 𝑖𝑛,𝑎𝑣𝑒

(90)
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CHAPTER IV
VARYING LOAD CONDITION ANALYSIS
FOR REAL LIFE CASES
For a real life system to be practical and adaptive to load changes, it is important to notice
the possible deficiencies of the system that may result because of the load variations. Basically,
the load variation is the change in the drawn power from the system, which can be simulated by
playing with the resistive load at the output. In this design project, one of the requirements is to
have a safe operation mode while working under both half load and full load conditions. Ideally,
the worst-case scenario of this project, the half load condition, would be 250𝑊 that is provided
with 0.4 Ω load resistance whereas the full load would be 500𝑊 with 0.2 Ω load resistance.
Varying load test is highly needed for a system like this where the circuit components
will change or be affected negatively based on required current and voltage amounts. For
example, voltage stress on a component will change the power dissipation as heat loss, or a shunt
capacitor charge will be much higher or much less than the required power level to supply the
circuit. To observe the advantages and disadvantages of a circuit with non-variable components,
the following part will scrutinize the two cases mentioned above.

Case 1: Circuit Designed for Full Load
In Chapter III, we have used the circuit components’ values that are calculated for the full
load condition. Knowing the followings,
 𝑃𝑜𝑢𝑡 = 500𝑊

(a1)
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 𝑤 = 2𝜋𝑓 where 𝑓 = 30 × 103 𝐻𝑧
(b)
 𝑄 = 10

(c)

 𝑅𝑠𝑒𝑐,𝑡𝑜𝑡𝑎𝑙 = 𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐿𝑠𝑒𝑐

(d)

 𝑅𝑝𝑟𝑖𝑚,𝑡𝑜𝑡𝑎𝑙 = 𝑅𝐿𝑓 + 𝑅𝐶𝑓 + 𝑅𝐶𝐶1 + 𝑅𝐿𝑝𝑟𝑖𝑚

(e)

 𝑅 = 𝑅𝑝𝑟𝑖𝑚,𝑡𝑜𝑡𝑎𝑙 + 𝑁 2 𝑅𝑠𝑒𝑐,𝑡𝑜𝑡𝑎𝑙

(f)

Assuming 710𝑉 of input voltage source in equation (70), and only analyzing the
transmitter side of the circuit
7102

𝑉2

𝑅𝑛𝑒𝑒𝑑𝑒𝑑 = 2𝜋𝑖𝑛
2 𝑃 = 2𝜋2 500 = 51 𝛺
At the receiver side’s output, 10𝑉 with 500𝑊 is obtained with the resistance of
𝑉2

102

𝑅𝑙𝑜𝑎𝑑 = 𝑃𝑜𝑢𝑡 = 500 = 0.2 𝛺
𝑜𝑢𝑡
So we need a step down turns ratio of about
𝑅

𝑁 = √ 𝑅𝑛𝑒𝑒𝑑𝑒𝑑 ≈ 16
𝑙𝑜𝑎𝑑
After careful design of the planar coils with a 16 step down turns ratio, transmitter and
receiver coils have the values of of
𝐿𝑠𝑒𝑐 = 6.8𝑒 −6 𝐻
𝐿𝑝𝑟𝑖𝑚 = 2.1𝑒 −3 𝐻
𝑅𝐿𝑠𝑒𝑐 = 6.9 𝑒 −3 𝛺
𝑅𝐿𝑝𝑟𝑖𝑚 = 1.4 𝛺
So from this point on, we will have to consider these resistances as well while calculating
the component values. Placing known parameters in equation (d)
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𝑅𝑠𝑒𝑐,𝑡𝑜𝑡𝑎𝑙 = 𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐿𝑠𝑒𝑐 = 0.2 + 6.9 𝑒 −3 = 0.2069 𝛺
Using equation (70) again, but this time for shunt capacitors
1

1

𝐶𝑆1 = 𝐶𝑆2 = 2𝜋𝑤𝑅
= 2𝜋2𝜋𝑓51 = 16.5𝑒 −9 𝐹
𝑛𝑒𝑒𝑑𝑒𝑑
Using equation (73) and so far known resistance values we can find 𝐿𝑟 as below. It
should be noted that, in the overall calculations, we would still need the resistance of 𝐿𝑓 ,
𝐶𝑓 , 𝐶𝐶𝐶1, 𝐶𝐶𝐶2 .
𝑅

𝐿𝑓 = 𝑄 𝑤 = 𝑄

(𝑁2 𝑅𝑠𝑒𝑐,𝑡𝑜𝑡𝑎𝑙 +𝑅𝐿𝑝𝑟𝑖𝑚 )
𝑤

54.36

≈ 10 2𝜋30000 ≈ 2.88𝑒 −3 𝐻

Finding an inductor working under 30kHZ with 2.8𝑒 −3 𝐻 gives us
𝑅𝐿𝑓 = 1.2 𝛺
Assuming 𝐶𝑓 and 𝐶𝐶𝐶1 to have series resistances of
𝑅𝐶𝑓 = 1𝑒 −4 𝛺
𝑅𝐶𝐶1 = 1𝑒 −3 𝛺
Now, we can consider the series capacitor resistance 𝑅𝐶𝑓 and series compensator
capacitor resistance 𝑅𝐶𝐶1 added to the value as well and rolling the number up, the new total
resistance will be approximately as below
𝑅 ≈ 54.36 + 1.2 + 𝑅𝐶𝑓 + 𝑅𝐶𝐶1 ≈ 55.7 𝛺
To find the series capacitor on the primary side we use equation (75)
𝐶𝑓 =

1
𝜋
𝑤𝑅(𝑄−2)

1

= 𝑤53.8(10−𝜋) = 11.3𝑒 −9 𝐹
2

To calculate the compensator capacitors that are added to match the coil inductances on
both sides so the circuit is still in resonance we use equations (76) and (77)
1

1

𝐶𝐶2 = 𝑤2 𝐿 = 𝑤26.8𝑒−6 = 4.14𝑒 −6 𝐹
𝑠𝑒𝑐
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𝐶𝐶1 =

1
𝑀2

𝑤 2 (𝐿𝑝𝑟𝑖𝑚 − 𝐿

𝑠𝑒𝑐

=
)

1
−8
𝐹
−4 )2 = 7.6𝑒
(1.085𝑒
2
−3
𝑤 (2.1𝑒 −
)
6.8𝑒 −6

Finally, it is vital to know that when we started calculating the 𝑅𝑝𝑟𝑖𝑚,𝑛𝑒𝑒𝑑𝑒𝑑 at the very
first place, we haven’t considered the resistances of the circuit components. So, it is necessary to
include all the components’ resistance values in the equation below to find the final value of
shunt capacitors for a better design.
𝐶𝑆1 = 𝐶𝑆2 =

1
2𝜋𝑤𝑅

1

= 2𝜋2𝜋𝑓55.7 = 15.15𝑒 −9 𝐹

Now, with the values we have in table 3.1, the system works safe and efficiently as
discussed in previous chapter. However, we are still unaware at this point if a system designed
with these values will still be a healthy system even at half load condition or at any other
operating point between full load and half load. Calculated efficiency using the Matlab script
presented in table 3.2 is 95.75%.

Case 2: Circuit Designed for Half Load
In this scenario, we are trying to build a circuit for the worst condition that we expect to
have for this wireless power system. Having the same conditions and parameters as in full load
design except the output power that is


𝑃𝑜𝑢𝑡 = 250𝑊

(a2)

And using the same planar coil designs with exact same values, we can now compute
each and every component value by following the same methodology as followed below.
𝑉2

7102

′
𝑅𝑛𝑒𝑒𝑑𝑒𝑑
= 2𝜋𝑖𝑛2 𝑃 = 2𝜋2 250 = 102 𝛺
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Also, secondary side should be simulated with the resistance value below in order to have
10𝑉 with 250𝑊 power
102

𝑉2

′
𝑅𝑙𝑜𝑎𝑑
= 𝑃𝑜𝑢𝑡 = 250 = 0.4 𝛺
𝑜𝑢𝑡

New scenario’s step down ratio stays the same, which will allow us to utilize the same
planar coil designs with the values provided before.
′
𝑅𝑛𝑒𝑒𝑑𝑒𝑑

𝑁=√

′
𝑅𝑙𝑜𝑎𝑑

≈ 16

′
′
𝑅𝑠𝑒𝑐,𝑡𝑜𝑡𝑎𝑙
= 𝑅𝑙𝑜𝑎𝑑
+ 𝑅𝐿𝑠𝑒𝑐 = 0.4 + 6.9 𝑒 −3 = 0.4069 𝛺

Knowing these three parameters
𝑅𝐿𝑓 = 1.2 𝛺
𝑅𝐶𝑓 = 1𝑒 −4 𝛺
𝑅𝐶𝐶1 = 1𝑒 −3 𝛺
For more effective calculations circuit total resistance will be
𝑅 ′ ≈ 104.1 + 𝑅𝐿𝑝𝑟𝑖𝑚 + 𝑅𝐿𝑓 + 𝑅𝐶𝑓 + 𝑅𝐶𝐶1 ≈ 106.9 𝛺
Series inductor
𝐿′𝑓

=𝑄

(𝑅 ′ −𝑅𝐿𝑓 )
𝑤

105.7

≈ 10 2𝜋30000 ≈ 5.6𝑒 −3 𝐻

The inductor that we could find on the market that is close to the value above and
working efficiently under 30kHz was 5.5𝑒 −3 𝐻. In order to reach this value, we need to decrease
the quality factor from 10 to 9.8. Using this new quality factor 𝑄 ′ = 9.8
Series capacitor
𝐶𝑓′ =

1

1

𝜋
𝑤𝑅′ (𝑄′ − )
2

= 𝑤106.9(9.8−𝜋) = 6𝑒 −9 𝐹
2

38

Because the coils’ values haven’t changed, the compensating capacitors won’t change
either.
Shunt capacitors
1

1

′
′
𝐶𝑆1
= 𝐶𝑆2
= 2𝜋𝑤𝑅′ = 2𝜋2𝜋𝑓106.9 = 7.9𝑒 −9 𝐹

So a new parameter table can be gathered up for half load condition as seen in table 4.1.

′
𝐕𝐢𝐧

S1 & S2
′
′
𝐂𝐒𝟏
& 𝐂𝐒𝟐
𝐋′𝐟
𝐂𝐟′
Cc1
LcoilPrim
LcoilSec
𝐑′𝐥𝐨𝐚𝐝

Value
710Vdc
NA
7.9e-9 F
5.5e-3 H
6e-9 F
7.6e-8 F
2.1e-3 H
6.8e-6 H
0.4 Ω

Series Resistance
NA
NA
NA
1.2 Ω
1e-4 Ω
1e-3 Ω
1.4 Ω
6.9e-3 Ω
NA

Ron
NA
0.12 ohms
NA
NA
NA
NA
NA
NA
NA

Rdiode
NA
0.01ohms
NA
NA
NA
NA
NA
NA
NA

Table 4.1: Calculated Values of the Circuit Components for New Design
After simulating the new design for half load condition, we see that the circuit applies
ZVS and ZVDS conditions of class-E amplifier. In addition to this, we have the expected voltage
and current waveforms as it is depicted in chapter II. Using Matlab efficiency calculation code as
laid out before in table 3.2, the overall efficiency of the system appears to be 97.8%.
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40
Figure 4.1: Current, Voltage, PWM vs. Time (top to bottom) Waveforms of the Top Switch 𝑆2 for Half Load Design

41
Figure 4.2: Current, Voltage, PWM vs. Time (top to bottom) Waveforms of the Top Shunt Capacitor 𝐶𝑆2 for Half Load Design

42
Figure 4.3: Voltage, Current, and Power (top to bottom) vs. Time Waveforms of the Load for
Half Load Design

Comparison of the Two Designs
So far, we have seen the two distinct scenarios and their simulation results. We have
proven that with the equations discussed in chapter II, it is possible to build a circuit of a classDE power amplifier for a highly coupled wireless power transfer system. Both circuits have
sustained the high efficiency application as well as ZVS and ZVDS conditions that are adopted
from class-E type power amplifier.
The purpose of this section is to validate if any of these scenario-based designs would be
a perfect fit for all conditions between full power and half power. To determine this, we will
have to run the circuits for the loads that are not designed for. To be more specific, we will run
the full load design with half load and the other way around, the half load design will be run for
full load.
a. Full Load Circuit Run Under Half Load
To test this scenario we have to keep the circuit components values as found in Case 1,
but only change the resistive load 𝑅𝑙𝑜𝑎𝑑 from 0.2 Ω to 0.4 Ω so that half load operation is
applied. However, running the simulation under these parameters causes high voltage and current
levels, which in real case can burn up the load side device or even the whole system. To
overcome this problem, switching frequency is changed to drop down the current and voltage
levels. The explanation of frequency-change control method is a topic we would like to touch in
the “Output Voltage Control” section, thus we will just provide the switching frequency that is
selected to be 31.8kHz. Operating the circuit with this new switching frequency results in 14.2
𝑉𝑎𝑐 peak value at the load side that will be equivalent of ≈ 10𝑉𝑑𝑐 .
Secondly, analyzing figure 4.5, we see that almost perfect sinusoidal voltage and current
waveforms occur. Nonetheless, looking at figure 4.4, voltage waveform doesn’t retain the ZVS
43

and ZVDS conditions anymore. The reason is that the amount of current drawn from the source
is almost half of the full load case. So, choosing a shunt capacitor to supply the circuit during
OFF cycles of the switches and using this same capacitor for a scenario requiring less current
results in not fully charged capacitor when the complementary switch turns ON. Following that,
the same logic, while this capacitor is discharging, it starts from source voltage level, and it
cannot fully discharge itself because of the small amount of current drawn from the load. When
the capacitor is not discharged all the way to zero but the switch that is shunted by it turns ON,
the remaining charge is being rushed onto this switch. The amount of current seen in figure 4.4 is
not something acceptable and practical because those peaks in the current will put too much
stress on the switches.
It is believed that calculating efficiency of a system like this will be irrational because the
high peak currents on the system components will eventually result in faults and failures.
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Figure 4.4: Current, Voltage, and PWM (top to bottom) vs. Time Waveforms of the Top Switch 𝑆2 for Full Load Design Run Under
Half Load Condition

46
Figure 4.5: Voltage, Current, and Power (top to bottom) vs. Time Waveforms of the Output for Full Load Design Run Under Half
Load Condition

b. Half Load Circuit Run Under Full Load
To simulate this scenario, we keep the circuit components at half load values but only
change 𝑅𝑙𝑜𝑎𝑑 from 0.4 Ω to 0.2 Ω so that the load requires 500W. Before analyzing the top
switch 𝑆2 current and voltage waveforms, it is practical to take a glance to the output waveforms.
Looking at figure 4.6, we realize the output voltage and current levels are a little less then
expected resulting in less power provided to the load.
Also to understand the current flowing schemes concurrently with the current waveforms
of the switches and shunted capacitors that were presented in chapter II in figure 2.3, we follow
the current path diagrams as depicted in figure 4.8. In figure 4.8.a, the top switch is ON letting
current flow from source to the primary coil. In the next cycle, both switches are OFF therefore
shunt capacitors are supplying the circuit by discharging the energy they stored as seen in figure
4.8.b1. Because the capacitors were small and discharge faster than supposed timing, a dead time
within this 25% cycle occurs between the moment when the capacitor voltage hits zero and the
next 25% cycle kicks in. During this dead time, the current that is stored in the series inductor
flows on the free willing diode of the bottom switch as in figure 4.8.b2. Following cycle is when
the top switch is OFF and bottom switch is ON. The current flows from coil to the switch as seen
in figure 4.8.c. In figure 4.8.d1, both switches are OFF and this is the last 25% cycle of a period.
Current flows from primary coil side to the shunt capacitors. In opposite to previous case, this
time these shunt capacitors reach to their maximum voltage level faster than expected resulting
in a dead time again.
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Figure 4.6: Voltage, Current, and Power (top to bottom) vs. Time Waveforms of the Output for Half Load Design Run Under Full
Load Condition at 30kHz

49
Figure 4.7: Top Switch, Top Shunt Capacitor, Bottom Switch, Bottom Shunt Capacitor Currents (top to bottom) vs. Time Waveforms
for Half Load Design Run Under Full Load Condition at 30kHz

During this dead time, current follows the path through the free willing diode of the top switch as
shown in figure 4.8.d2. It should be noted that, the efficiency calculations doesn’t include the
free willing diode resistances, hence these dead times assumed to have zero power losses on the
switch diodes.
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Figure 4.8: Current Flow Paths for Each Operation Cycle of Class-DE Power Amplifier

Output Voltage Control
In order to observe the effect of switching frequency at the output voltage, an algorithm is
coded in Matlab to sweep the frequency as in table 4.2. By looking at figure 4.9, we come to the
understanding of switching at a smaller 𝑓𝑠 provides higher output voltage. So for this system
designed for half power yet works in full power, and lost some of the voltage at the output, we
can choose 𝑓𝑠 = 29𝑘𝐻𝑧. New switching frequency results in increase in the output voltage,
which is observed from the simulation execution to be approximately 10𝑉𝑑𝑐 . Also analyzing
figure 4.10, it is understood that varying frequency of the system will have no effect on the
overall efficiency.
Unfortunately, when a frequency change is introduced to the system, some distortions on
the voltage and current waveforms occur. The peak currents appearing as a result of frequency
change will have a stress on the transistors. In addition to this, since the shunt capacitors reach to
their max voltage level much earlier than they are supposed to, they start to discharge before the
timing arrives. This results in current flow from shunt capacitors to the supply direction..
Rs1=0.12;Rcs=1e-5;Rlf=2;Rcf=1e-4;Rcc=1e-3;Rprim=1.4;Rsec=6.9e-3;
Vdd=710; cshunt=7.9e-9;
%call the file and sweep the freq of triangular wave block
%from 29kHz to 31kHz with .5kHz increments
set_param('halfLoadwoRec30/PWM/Triangle','Freq','29e3')
sim('halfLoadwoRec30')
figure('name','Constant Load - Varying Freq: Time vs. Ouput Voltage','units','normalized','outerposition',[0 0 1 1])
h=plot(t,Vout); l='29kHz';
hold on;
%calculating efficiency n
fs=str2num(get_param('halfLoadwoRec30/PWM/Triangle','Freq'));
Pdiss = ([max(Irms)*sqrt(2)]^2)*[(Rs1/4)+(Rcs/8)+(Rlf/2)+(Rcf/2)+(Rcc/2)+(Rprim/2)+(Rsec*128)];
Pout=max(Vout)*max(Iout);
n=Pout/(Pout+Pdiss);
set_param('halfLoadwoRec30/PWM/Triangle','Freq','29.5e3')
sim('halfLoadwoRec30')
h1=plot(t,Vout); l1='29.5kHz';
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hold on;
%calculating efficiency n1
fs1=str2num(get_param('halfLoadwoRec30/PWM/Triangle','Freq'));
Pdiss = ([max(Irms)*sqrt(2)]^2)*[(Rs1/4)+(Rcs/8)+(Rlf/2)+(Rcf/2)+(Rcc/2)+(Rprim/2)+(Rsec*128)];
Pout=max(Vout)*max(Iout);
n1=Pout/(Pout+Pdiss);
set_param('halfLoadwoRec30/PWM/Triangle','Freq','30e3')
sim('halfLoadwoRec30')
h2=plot(t,Vout); l2='30kHz';
hold on;
%calculating efficiency n2
fs2=str2num(get_param('halfLoadwoRec30/PWM/Triangle','Freq'));
Pdiss = ([max(Irms)*sqrt(2)]^2)*[(Rs1/4)+(Rcs/8)+(Rlf/2)+(Rcf/2)+(Rcc/2)+(Rprim/2)+(Rsec*128)];
Pout=max(Vout)*max(Iout);
n2=Pout/(Pout+Pdiss);
set_param('halfLoadwoRec30/PWM/Triangle','Freq','30.5e3')
sim('halfLoadwoRec30')
h3=plot(t,Vout); l3='30.5kHz';
hold on;
%calculating efficiency n3
fs3=str2num(get_param('halfLoadwoRec30/PWM/Triangle','Freq'));
Pdiss = ([max(Irms)*sqrt(2)]^2)*[(Rs1/4)+(Rcs/8)+(Rlf/2)+(Rcf/2)+(Rcc/2)+(Rprim/2)+(Rsec*128)];
Pout=max(Vout)*max(Iout);
n3=Pout/(Pout+Pdiss);
set_param('halfLoadwoRec30/PWM/Triangle','Freq','31e3')
sim('halfLoadwoRec30')
h4=plot(t,Vout); l4='31kHz';
hold on;
%calculating efficiency n4
fs4=str2num(get_param('halfLoadwoRec30/PWM/Triangle','Freq'));
Pdiss = ([max(Irms)*sqrt(2)]^2)*[(Rs1/4)+(Rcs/8)+(Rlf/2)+(Rcf/2)+(Rcc/2)+(Rprim/2)+(Rsec*128)];
Pout=max(Vout)*max(Iout);
n4=Pout/(Pout+Pdiss);
xlabel('Simulation Time in [sec]');
ylabel('Output Voltage in [V]');
grid on;
legend([h,h1,h2,h3,h4],l,l1,l2,l3,l4, 'Location', 'northwest','Orientation', 'vertical')
%plotting second figure
figure('name','Constant Load - Varying Freq: Freq. vs. Efficiency','units','normalized','outerposition',[0 0 1 1])
frange = [fs,fs1,fs2,fs3,fs4];
nrange=[n,n1,n2,n3,n4];
p=plot(frange,nrange,'r*-');
ylabel('Efficiency in [%]');
xlabel('Frequency in [kHz]');

Table 4.2: Matlab Code to Plot Efficiency vs. Frequency
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Figure 4.9: Output Voltage vs. Time with Variable Switching Frequency of Half Load Design Run Under Full Load Condition

55
Figure 4.10: Efficiency vs. Frequency of Half Load Design Run Under Full Load Condition
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Figure 4.11: Distorted Current, Distorted Voltage, PWM (top to bottom) vs. Time Waveforms of Top Switch 𝑆2 for Half Load Design
Run Under Full Load Condition at 29kHz and 25% Duty Cycle
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Figure 4.12: Restored Current, Voltage, PWM (top to bottom) vs. Time Waveforms of Top Switch 𝑆2 for Half Load Design Run
Under Full Load Condition at 29kHz and 35% Duty Cycle
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Figure 4.13: Voltage, Current, PWM (top to bottom) vs. Time Waveforms of the Output for Half Load Design Run Under Full Load
Condition at 29kHz and 35% Duty Cycle

Distorted waveforms, as seen in figure 4.11, do not quiet match the properties of high
efficiency class-DE power amplifiers. Indeed, there was zero distortion on the waveforms before
changing frequency from 30kHz to 29kHz. Yet, output voltage level was not sufficient enough.
Any distortion on the circuit components would eventually harm the system and drop the
efficiency. In order to overcome this problem, changing duty cycle percentage was brainstormed.
Even though duty cycle for class-DE applications is considered to be constant at 25%, it is found
appropriate to vary the duty cycle for this project needs.
After increasing the duty cycle to 35% for each transistor, the distortion problem is
overcome as seen in figure 4.12. The current and voltage waveforms appear as expected besides
the curve in the rising part of the voltage waveform loses its visible angle as compared to very
first class-DE voltage waveform. Under these operating conditions, calculated overall system
efficiency becomes 95.7%.
This type of control method can be engineered in a way that, output voltage can be
monitored with the help of a sensor, fed back to the PWM control block in a closed feedback.
Based on voltage level, the frequency can be adjusted so as the duty cycle. In this paper, we have
not stressed on the actual formulization of the control algorithm but by trial and error method,
the results have been justified.
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CHAPTER V
CONCLUSION
In the scope of this project we have covered a new highly efficient design of class-DE
type power amplifier. This topology has been studied recently with the improvements in the
wireless power systems. Under the supervision of engineers at Eaton Corp. and faculty member
of UW-Milwaukee Electrical Engineering Power Electronics Group, as well as considering
project requirement limitations, a system was designed and simulated in Matlab/Simulink. An
inductive resonant circuit was built as per output and input side needs. As a separate project, my
classmate Ethan Zimany designed inductive coupled two planar coils and their values were used
in our system configuration.
Two circuits were designed and tested under different load conditions to find out the
practicality of them. Our sole purpose was to achieve higher power transfer efficiency while
challenging ourselves dropping down from high voltage at the input side to low voltage at the
load side, and having an adaptive system for load variations. Eventually, the circuit that was
designed for half load power condition is chosen to be a better system because of its reliability
under both full load power and half load power scenarios. This has proven that the worst case or
the optimal case would have no negative effect on the system with appropriate control techniques
and methods. In both of the cases, the efficiency was kept above 90%, which is still a higher
number than project minimum requirements.
This project is aimed to be used in a data center where the source will have a high
voltage. For this reason, a safer work environment needed for hands-on work, maintenance, and
failure tests. To provide a touch-safe system, 2mm gap between the transmitter and receiver parts
was found wide enough for the type of material that will be used for the insulation. On the other

60

hand, having a wireless system is advantageous in a way that with the existence of load, there is
power transfer. As long as there is no load attached to the system or a short circuit at the load
side, the system will be ready and waiting to serve while not wasting any energy.
To conclude, some future work is needed to enhance the quality of this system. In this
paper, we have covered the effect of frequency and duty cycle controls to observe the changes at
the output and efficiency. However, we haven’t actually defined any formulization or a code
algorithm. This can be achieved by sensing the output voltage or current and transmitting this
data to the receiver side to control the PWM block. One of the other needed future works could
be actually building a hardware system to justify the simulation results with experimental results.
In addition to all, because one of the requirements was to have a dc power at the load side, a
rectifier can be added to the system as proposed in figure 2.1.
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